



IS66WVO64M8EALL/BLL

IS67WVO64M8EALL/BLL

512Mb OctalRAM

**1.8V/3.0V SERIAL PSRAM MEMORY WITH 250MHZ /200MHZ
DTR OPI (OCTAL PERIPHERAL INTERFACE) PROTOCOL**

DATA SHEET

512Mb OctalRAM

SERIAL PSRAM MEMORY WITH 250/200MHz DTR OPI (Octal Peripheral Interface) Protocol

FEATURES

• Industry Standard Serial Interface

- Octal Peripheral Interface (OPI) Protocol
- Low Signal Counts :11 Signal pins (CS#, SCLK, DQSM, SIO[7:0])

• High Performance

- Double Transfer Rate (DTR) Operation
- 1.8V: 250MHz (500MB/s)
- 3.0V: 200MHz (400MB/s)
- Source Synchronous Output signal during Read Operation (DQSM)
- Data Mask during Write Operation (DQSM)
- Configurable Latency for Read/Write Operation)
- Supports Variable Latency mode and Fixed Latency mode
- Configurable Drive Strength
- Supports Wrapped Burst mode and Continuous Burst mode

• Burst Operation

- Configurable Wrapped Burst Length: 16/32/64/128 byte
- Word Order Burst Sequence
- Continuous Burst Operation: Continues Read operation even after the last array address to the first address
Continues Write operation even after the last array address to the first address.

• Low Power Consumption

- Single 1.7V to 1.95V Voltage Supply
- Single 2.7V to 3.6V Voltage Supply
- TBD μ A Standby Current (typ.)

• Hardware Features

- **SCLK Input:** Serial clock input
- **SIO[7:0]:** Serial Data Input or Serial Data Output
- **DQSM:**
 - Output during command, address transactions as Refresh Collision Indicator
 - Output during read data transactions as Read Data Strobe
 - Input during write data transactions as Write Data Mask
- **RESET#:** Hardware Reset pin

• Reset Operation

- Hardware Reset: RESET# ball.
- Software Reset: Global Reset command
- In-Band Reset

• Low Power Features

- Auto Temperature Compensated Self-Refresh (ATCSR) by built-in temperature sensor.
- Partial Refresh during Standby mode
- Supports Deep Power Down mode
- Ultra Low Power Hybrid Sleep mode with data retained.

• Temperature Grades

- Industrial: -40°C to +85°C
- Auto (A1) Grade: -40°C to +85°C
- Auto (A2) Grade: -40°C to +105°C

• Industry Standard PACKAGE

- B = 24-ball TFBGA 6x8mm 5x5 Array
- KGD (Call Factory)
- Green Package (RoHS Compliant, Halogen-Free) and TSCA Compliant

GENERAL DESCRIPTION

The IS66/67WVO64M8EALL/BLL are integrated memory device containing 512Mb Pseudo Static Random Access Memory using a self-refresh DRAM array organized as 64M words by 8 bits.

The device supports Octal Peripheral Interface (Address, Command through 8 SIO pins, and Data through 8 SIO pins), Very Low Signal Count (11 signal pins; SCLK, CS#, DQSM, and 8 SIOs), Hidden Refresh Operation, and Automotive temperature (A2, -40°C to +105°C) operation.

Due to DTR operation, minimum transferred data size is double byte (16-bit) base instead of byte (8-bit) base.

PERFORMANCE SUMMARY

Read / Write Operation	
Maximum Clock Rate at 3.0V VCC/VCCQ	200 MHz
Maximum Clock Rate at 1.8V VCC/VCCQ	250 MHz

Maximum Current Consumption		
VCC Active Read Current	3V, 200MHz	35 mA
	1.8V, 250MHz	40 mA
VCC Active Write Current	3V, 200MHz	35 mA
	1.8V, 250MHz	40 mA
Standby (CS# = High, Full array, 105°C)	3V	1800 uA
	1.8V	1800 uA
Half Sleep (CS# = High, Full array, 105°C)	3V	1000 uA
	1.8V	1000 uA
Deep Power Down (CS# = High, 105°C)	3V	80 uA
	1.8V	50 uA


TABLE OF CONTENTS

FEATURES	2
GENERAL DESCRIPTION	3
PERFORMANCE SUMMARY	3
TABLE OF CONTENTS	4
1. PIN CONFIGURATION	5
2. PIN DESCRIPTIONS	6
3. BLOCK DIAGRAM	7
4. COMMAND AND ADDRESS ASSIGNMENTS	8
5. Memory READ/WRITE OPERATIONS	10
5.1 Memory READ OPERATIONS	10
5.2 WRITE OPERATIONS	14
5.3 RESET OPERATION	17
5.4 POWER ON DEVICE INITIALIZATION	18
6. REGISTER	19
6.1 REGISTER READ/WRITE OPERATION	19
6.2 CONFIGURATION REGISTER	20
6.3 DEVICE IDENTIFICATION REGISTER	25
6.4 IN BAND RESET	26
6.5 Hybrid Sleep Mode	28
7. ELECTRICAL CHARACTERISTICS	29
7.1 ABSOLUTE MAXIMUM RATINGS ⁽¹⁾	29
7.2 OPERATING RANGE	29
7.3 DC CHARACTERISTICS	30
7.4 AC Measurement Conditions	32
7.5 PIN CAPACITANCE (TA = 25°C, VCC=1.8V/ 3V, 1MHz)	32
7.6 AC CHARACTERISTICS	33
8. PACKAGE TYPE INFORMATION	36
8.1 24-Ball Thin Profile Fine Pitch BGA 6x8mm 5x5 BALL ARRAY (B)	36
9. ORDERING INFORMATION – Valid Part Numbers	37

1. PIN CONFIGURATION

24-ball TFBGA (5x5 ball array)

Top View, Balls Facing Down




2. PIN DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTION
CS#	INPUT	Chip Select: Bus transactions are initiated with a High to Low transition. Bus transactions are initiated with a Low to High transition.
DQSM	INPUT/OUTPUT	Refresh Collision Indicator ⁽²⁾, Data Strobe Signal in Read operation, and Write Data Mask in Write operation:
RESET# ⁽¹⁾	INPUT	RESET#: The RESET# pin is a hardware RESET signal. When RESET# is driven High, the memory is in the normal operating mode. When RESET# is driven Low, the memory enters reset mode and output is High-Z.
SIO0-SIO7	INPUT	Serial Data Input & Output pins.
SCLK	INPUT	Serial Data Clock: Synchronized Clock for input and output timing operations.
VCC	POWER	Power Supply
VCCQ	POWER	IO Power Supply
VSS	GROUND	Ground
VSSQ	GROUND	IO Ground
RFU	Reserved	RFU: Reserved for future use: May or may not be connected internally.
NC	Unused	NC: No Connect: Not connected internally. The ball may be used in PCB routing.

Notes:

- RESET# pin has an internal pull-up.**
- Contact ISSI MKT for DQSM without Refresh Collision.


3. BLOCK DIAGRAM



4. COMMAND AND ADDRESS ASSIGNMENTS

The device is serial interface, so all command and address inputs are transferred through SIO[7:0] pins.

Figure 4.1 Command and Address Cycles



Notes:

1. The figure shows the initial three clock cycles of all operations on the OctalRAM Interface.
2. Command and Address information is "center aligned" with the clock during both Read and Write operations.

Table 4.1 Command / Address bit assignment

Clock	1 st clock	2 nd clock		3 rd clock	
Function	Command	Row address		Column address	
SIO[7]	Command	RA15	RA7	CA9	Reserved
SIO[6]		RA14	RA6	CA8	Reserved
SIO[5]		RA13	RA5	CA7	Reserved
SIO[4]		RA12	RA4	CA6	Reserved
SIO[3]		RA11	RA3	CA5	CA3
SIO[2]		RA10	RA2	CA4	CA2
SIO[1]		RA9	RA1	Reserved	CA1
SIO[0]		RA8	RA0	Reserved	CA0⁽³⁾

Notes:

1. The 512Mb OctalRAM address assignments:
 - Row Address 15 ~ 0: 64K (16 bits), Column Address 9 ~ 0: 1k (10 bits), 512Mb density = 64K X 1K X 8 (bits)
2. Data is always transferred in full word (16-bit) increment (word granularity -2 bytes-transfer).
3. Column Address A0 should be always 0.

Table 4.2 Command / Address bit assignment

Command	1 st clock		2 nd clock		3 rd clock	
	Command		Row address		Column address	
Memory READ with continuous burst	A0h	X	RA[15:0]		CA[9:0]	
Memory READ with wrapped burst	80h	X	RA[15:0]		CA[9:0]	
Memory WRITE with continuous burst	20h	X	RA[15:0]		CA[9:0]	
Memory WRITE with wrapped burst	00h	X	RA[15:0]		CA[9:0]	
Identification Register (read only)	C0h or E0h	X	00h	00h	00h	00h
Configuration Register READ	C0h or E0h	X	00h	04h	00h	00h
Configuration Register WRITE	40h or 60h	X	00h	04h	00h	00h
Hybrid Sleep Entry ^(1, 2)	40h or 60h	X	00h	04h	00h	06h
Global Reset ⁽³⁾	FFh	X	X		X	


Notes:

1. X = don't care
2. D0 data must be F0h at the rising edge of 4th clock, and CS# must be kept LOW for 4 cycles.
3. CS# must be kept LOW for 4 cycles.

5. Memory READ/WRITE OPERATIONS

5.1 MEMORY READ OPERATIONS


Figure 5.1 Read Timing Diagram - No Refresh Collision at Variable Latency READ (1LC operation)



Notes:


1. The Latency count is defined by the initial latency value in a configuration register.
2. Latency count (LC) is 3 clocks, CR [8] = 1 (DQSM 1 clock pre-cycle before Valid READ Data).
3. Diagram in the figure above is representative of **variable latency with no refresh collision access**.
4. Read access (LC) starts once RA [7:0] is captured (falling edge of 2nd command/address clock)
5. The memory drives DQSM during read cycles.
6. DQSM is a read data strobe with data values edge aligned with the transitions of DQSM driven by the OctalRAM.
7. Column address A0 must be 0.

Figure 5.2 Read Timing Diagram - Refresh Collision at Variable-Latency READ (2LC operation)




Notes:

1. The Latency count is defined by the initial latency value in a configuration register.
2. Latency count (LC) is 3 clocks, CR [8] =1 (DQSM 1 clock pre-cycle before Valid READ Data).
3. Diagram in the figure above is representative of **variable latency with refresh collision or fixed-latency access** (2LC operation).
4. In this Read there is a 2 Latency Count (2LC) for read access.
5. Read access (LC) starts once RA [7:0] is captured.
6. The memory drives DQSM during read cycles.
7. DQSM is a read data strobe with data values edge aligned with the transitions of DQSM.
8. Column address A0 must be 0.
9. **Fixed initial READ access latency** outputs the first data at a consistent time regardless of worst-case refresh collisions.

Figure 5.3 Data Valid Timing

Notes:


1. Burst READ data valid timing in detail.
2. tAC defines CLK transition to DQ Valid.
3. tDQCK defines CLK transition to DQSM Valid.
4. tDQSQ defines DQSM-DQ skew.
5. tQHS defines Data Hold skew factor.
6. tQH defines DQ hold time from DQSM.

Figure 5.4 READ Burst Wrap

Notes:

1. CS# can stay Low between burst operations, but CS# must not remain Low longer than tCSM.
2. Read operation can be ended at any time by bringing CS# High.
3. Continues Read operation until last address. Continuing beyond last address, [data from first address will be available](#).

5.2 WRITE OPERATIONS


Figure 5.5 No Refresh Collision at Variable Latency WRITE (1LC) / Data Input Masking



Notes:

1. The Latency count is defined by the initial latency value in a configuration register.
2. Latency count (LC) is 3 clocks.
3. Diagram in the figure above is representative of **variable latency with no refresh collision access**.
4. Write access (LC) starts once RA [7:0] is captured.
5. The memory drives DQSM "Low" during command address cycles and DQSM goes to "Hi-Z" after command address cycles.
6. The system memory controller must drive DQSM to a valid Low before the end of initial latency to provide a data mask preamble time. This can be done during the last cycle of LC cycle.
7. During Write data input, data is center aligned with the clock.
8. During Write data input, DQSM indicates whether each data byte is masked with DQSM High or not masked with DQSM Low.
9. D1, D3 are masked.
10. Column address A0 must be 0.


Figure 5.6 Refresh Collision at Variable Latency WRITE (2LC) / Data Input Masking



Notes:

1. The Latency count is defined by the initial latency value in a configuration register.
2. Latency count (LC) is 3 clocks.
3. Diagram in the figure above is representative of **variable latency with refresh collision or fixed-latency access. (2LC operation)**
4. **In this Write there is a latency count (2LC) for WRITE operation**
5. Write access (LC) starts once RA [7:0] is captured.
6. The memory drives DQSM High during command address cycles and DQSM goes to "Hi-Z" after command address cycles.
7. The system memory controller must drive DQSM to a valid Low before the end of initial latency to provide a data mask preamble time. This can be done during the last cycle of LC cycle.
8. During Write data input, data is center aligned with the clock.
9. During Write data input, DQSM indicates whether each data byte is masked with DQSM High or not masked with DQSM Low.
10. D1, D3 are masked.
11. Column address A0 must be 0.

Figure 5.7 WRITE Burst Wrap



Notes:

1. CS# can stay Low between burst operations, but CS# must not remain Low longer than tCSM.
2. Write operation can be ended at any time by bringing CS# High.
3. When continuous burst write reaches the last address in the memory array, continuing the burst will write to the beginning of the address.

5.3 RESET OPERATION

5.3.1 Hardware RESET Operation

Figure 5.8 RESET Timing




Table 5.2 RESET Timing Parameters

Parameter	Description	Min	Max	Unit
tSHRL	RESET# Low after CS# High	15	-	ns
tRLRH	RESET# Low Pulse width	10	-	us
tRHSL	RESET# High before CS# Low	10	-	us

5.3.2 Global RESET Operation

Global Reset command resets all register contents. Memory content is not guaranteed. The FFh must be inserted at the first rising edge of clock. CS# must stay LOW for 4 clock cycles.

Global reset begins when CS# goes to HIGH after falling edge of 4th clock. [DQSM is a 'Don't Care' in a Global Reset operation.](#)

Global Reset command can be used only for Power On Initialization.

Figure 5.9 Global Reset Timing




Table 5.3 Global Reset Timing Parameters


Parameter	Description	Min	Max	Unit
tGRST	CS# High to CS# Low during Global Reset operation	2	-	us

5.4 POWER ON DEVICE INITIALIZATION

5.4.1 POWER ON DEVICE INITIALIZATION

The device includes an on chip voltage sensor used to start device initialization process when VCC, VCCQ reaches Min. VCC. It will require 150us to complete Power On Device Initialization process. After tPU of 150us from min. VCC, the device is ready for Normal operation.

Figure 5.10 POWER-ON Device Initialization Timing




5.4.2 GLOBAL RESET (Software Reset) AFTER POWER ON DEVICE INITIALIZATION

The host could perform second initialization process with Global Reset operation. After the phase 2, the device is ready for normal operation.

Global Reset operation is an optional operation for unstable VCC ramp up environment, and it can be skipped if VCC ramp up is stable. The device can be used after POWER ON Device Initialization (after phase 1).

Figure 5.11 GLOBAL RESET Sequence after POWER ON Device Initialization




6. REGISTER

The device has 16 bit Configuration Register and ID Register, and they can be accessed by Register Read or Write command.

6.1 REGISTER READ/WRITE OPERATION


Figure 6.1 Register WRITE, No Refresh Collision at Variable Latency



Notes:

1. The device drives DQSM "Low or High for Refresh indication" during command address cycles, which must be ignored by host. DQSM goes to "Hi-Z" after command address cycles.
2. The register value is always provided immediately after the Command Address cycles (0 cycle latency)
3. The DQSM signal keep Hi-Z during register data-in cycles. DQSM will be ignored by host and device during entire register write operation.

Figure 6.2 Register READ (Initial Latency = 1LC), No Refresh Collision at Variable Latency



Notes:

1. The device drives DQSM "Low or High for Refresh indication" during command address cycles, which must be ignored by host. DQSM goes to "Low" after command address cycles until DQSM pre-cycle.
2. Initial Latency is 1LC for Register Read operation when DQSM is Low during command & address cycle. Refresh Indication. Initial Latency is always 2LC for Register Read operation when fixed initial latency is selected by configuration register.
3. DQSM is a read data strobe with register values edge aligned with the transitions of DQSM driven by the device.

6.2 CONFIGURATION REGISTER

The Configuration Register is able to change the defaulted status of the device. The device will be configured after the CR bit is set.

Table 6.1 Configuration Register

Bit	Function	Settings (Binary)
15	Deep Power Down Enable	1- Normal operation (default) 0- Writing 0 to CR [15] causes the device to enter Deep Power Down.
14-12	ODS (Output Drive Strength)	Refer to "Table 6.2. Output Driver Strength Table"
11-9	Partial Array Refresh	000- Full Array (default) 001- Bottom 1/2 Array 010- Bottom 1/4 Array 011- Bottom 1/8 Array 100- Reserved 101- Top 1/2 Array 110- Top 1/4 Array 111- Bottom 1/8 Array
8	DQSM READ Pre-cycle	1 - 1 clock 0 - 0 clock (default)
7-4	Latency Count	Refer to "Table 6.3. Latency Count Table"
3	Initial Access Latency	0 - Variable Latency (default) 1 - Fixed Latency
2	Burst Type	0 - Wrapped (default) 1 - Hybrid Wrapped
1-0	Burst Length	00- 128 bytes 01- 64 bytes 10- 32 bytes (default) 11- 16 bytes

Table 6.2 Output Driver Strength Table

CR[14]	CR[13]	CR[12]	Description
0	0	0	100 Ohms
0	0	1	66 Ohms
0	1	0	50 Ohms
0	1	1	40 Ohms
1	0	0	33 Ohms
1	0	1	33 Ohms
1	1	0	25 Ohms
1	1	1	25 Ohms (Default)

Table 6.3 Latency Count Table

CR[7:4]	Latency Count
0000	3 clocks
0001	4 clocks
0010	5 clocks
0011	6 clocks
0100	7 clocks (default)
0101	8 clocks
0110~1111	Reserved

6.2.1 WRAPPED BURST LENGTH

32 Byte Wrap is the default setting after power on. If Hybrid Burst Wrap is selected, the device will burst through the initial wrapped burst length once, then continues to advance incrementally to the last array address to the first address.

Table 6.4 Wrapped Burst Sequences

Configuration Register[2]	Configuration Register[1:0]	Burst Length	Wrap Boundary Col. Addr	Start Address	Byte Sequence
0	00	Wrap 128	CA[6:0]	4	[4, 5, 6...127, 0, 1, 2, ...]
0	01	Wrap 64	CA[5:0]	4	[4, 5, 6...63, 0, 1, 2, ...]
0	10	Wrap 32	CA[4:0]	4	[4, 5, 6...31, 0, 1, 2, ...]
0	11	Wrap 16	CA[3:0]	4	[4, 5, 6...15, 0, 1, 2, ...]
1	00	Hybrid Wrap 128	CA[6:0]	4	[4, 5, 6...127, 0, 1, 2, 3], 128, 129...1023, 1024, ...]
1	01	Hybrid Wrap 64	CA[5:0]	4	[4, 5, 6...63, 0, 1, 2, 3], 64, 65, 66...1023, 1024, ...]
1	10	Hybrid Wrap 32	CA[4:0]	4	[4, 5, 6...31, 0, 1, 2, 3], 32, 33, 34...1023, 1024, ...]
1	11	Hybrid Wrap 16	CA[3:0]	4	[4, 5, 6...15, 0, 1, 2, 3], 16, 17, 18...1023, 1024, ...]
X	XX	Continuous	X	4	4, 5, 6, 7...1023, 1024, 1025...2043, 2044, 2045, ...]

When continuous burst command is inserted, memory access address will increase continuously up to entire memory array regardless of Burst Type setting and Burst Length setting until CS# is going to High.

When a continuous burst read reaches the last address of the memory array, continuing the burst beyond the last address will provide output data from the beginning address.

When a continuous burst write reaches the last address of the memory array, continuing the burst beyond the last address will write to the beginning address.

6.2.2 INITIAL LATENCY (CR [3])

Initial Latency for Variable Latency setting (CR [3]=0) is LC or 2LC , based on Refresh Collision like below table. So host chipset must monitor DQSM signal, which indicates Refresh Collision occurrence or not. But Initial Latency for Fixed Latency setting (CR [3] = 1) is always 2LC.

Table 6.5 Variable Latency (CR[3] = 0)

Latency code CR[7:4]	Initial Latency Count		Maximum Operating Frequency	
	No Refresh Collision (LC)	Refresh Collision (2LC)	1.8V	3.0V
0000	3 clocks	6 clocks	85Mhz	85Mhz
0001	4 clocks	8 clocks	104Mhz	104Mhz
0010	5 clocks	10 clocks	133Mhz	133Mhz
0011	6 clocks	12 clocks	166MHz	166MHz
0100	7 clocks (default)	14 clocks	250MHz	200MHz
0101	8 clocks	16 clocks	250Mhz	200MHz
0100 - 1111	Reserved	-	NA	

Table 6.6 Initial Latency Summary Table


Destination	Operating mode	Variable mode (default) initial Latency Count		Fixed mode Initial Latency Count
		No Refresh Collision	Refresh Collision	
Memory	READ	1LC	2LC	2LC
	WRITE	1LC	2LC ⁽²⁾	2LC ⁽²⁾
Register	READ	1LC	2LC ⁽²⁾	2LC ⁽²⁾
	WRITE	0LC		0LC

Notes:

1. LC means Latency Count clocks, which is in Configuration Register Bit [7:4], as defined in "Table 6.1" and "Table 6.3".
2. Contact ISSI MKT if 1LC is required instead of 2LC.

6.2.3 DQSM READ Pre-Cycle (CR [8])

Figure 6.3 DQSM pre-cycle during Burst READ




Notes:

1. Latency count (LC) is 3 clocks.
2. When Configuration Register bit8 = 0, the Device will output DQSM with valid data cycle.
3. When Configuration Register bit8 = 1, the Device will output **dummy DQSM** one clock cycle period prior to valid data cycle.
4. The memory drives DQSM during Read Data Out cycles.

6.2.4 Deep Power Down (CR [15])


Figure 6.4 Deep Power Down Entry Timing



Notes:

1. Memory Cell Data cannot be retained at deep power down (DPD) mode.
2. DQSM will be ignored by host and device during entire register write operation.

Figure 6.4 Deep Power Down Exit Timing



Note:

1. Memory Cell Data cannot be retained at deep power down(DPD) mode.

Table 6.7 Deep Power Down Timing Parameters

Parameter	Description	Min	Max	Unit
tDPDIN	Deep Power Down CR[15]=0 register write to DPD power level	150	-	us
tDPDX	CS# Low period to exit from Deep Power Down	200	-	ns
tDPDOUT	CS# Low then High to Standby wakeup time	-	150	us

6.2.5 Partial Refresh (CR [11:9])

The partial array refresh configuration restricts the refresh operation in OctalRAM to a portion of the memory array specified by CR [11:9]. This reduces standby current. The default configuration refreshes the whole array.

6.3 DEVICE IDENTIFICATION REGISTER

It is a read only, non-volatile, word register that provides device information. The device information fields can be identified as below.

- a. Device Type
- b. Density
 - i. Row address bit count
 - ii. Column address bit count
- c. Manufacturer

Table 6.8 ID Register

Bits	Function	Settings (Binary)
15 - 13	Device Voltage	000: 1.8V 001: 3V
12 - 8	Row address bit count	00000: 1 row address 01111: 16 row address 11111: 32 row address
7 - 4	Column address bit count	0000: 1 column address 1001: 10 column address 1111: 16 column address
3 - 0	Manufacturer	0011 (ISSI)

6.4 IN BAND RESET

The device offers an additional feature of In-Band RESET function, which uses existing SPI signals to initiate a hardware reset, which is different from existing software reset/hardware reset (dedicated RESET# pin);

- Existing software reset commands often depend on the Flash being in a particular mode before they are effective. This makes software based reset sequences depend on slave device and mode.
- Dedicated RESET# pin requires additional pin over traditional 8-pins of SPI device. Also it requires 1 more signal for reset operation.

In Band-RESET operation requires 2-signal pins; CE# and SIO0.

- CS# is driven active low to select the SPI slave... (note1)
- Clock (SCLK) remains stable in either a high or low state ... (note 2)
- SIO0 is driven low by the bus master, simultaneously with CS# going active low... (note 3)
- CS# is driven inactive ... (note 4)
- Repeat the above 4 steps, each time alternating the state of SIO0.
- After the fourth CS# pulse, the slave triggers its internal reset... (note 5)

Note 1 This powers up the SPI slave

Note 2 This prevents any confusion with a command, as no command bits are transferred (clocked)


Note 3 No SPI bus slave drives SIO0 during CS# low before a transition of clock. Slave streaming output active is not allowed until after the first edge of clock.

Note 4 The slave captures the state of SIO0 on the rising edge of CS#

Note 5 SIO0 is low on the first CS#, high on the second, low on the third, high on the fourth ... (This provides a 5th, unlike random noise)

NOTE:

This reset sequence is not intended to be used at normal power on, but to be used only when the device is not responding to the system. This reset sequence will be operational from any state that the device may be in. During the reset process, the device will ignore any chip select (command).


Figure 6.5 Timing for In-Band RESET Operation

Table 6.9 In Band RESET Timing Parameter

Parameter	Symbol	Min	Max	Units
CS# Low Pulse	t_{CSL}	500	--	ns
CS# High Pulse	t_{CSH}	500	--	ns
Setup Time	t_{SU}	5	--	ns
Hold Time	t_{HD}	5	--	ns

6.5 HYBRID SLEEP MODE

Hybrid Sleep Mode is a feature which puts the device in an ultra-low power state, while the stored data is retained. [Hybrid Sleep Mode Entry operation is similar to Register Write Operation](#). Hybrid Sleep Mode Entry is entered when CS# going HIGH after command, address, and data. Hybrid Sleep Mode must be maintained for the minimum duration of tHS. The Hybrid Sleep Mode Entry command sequence is shown like below.

Figure 6.6 Hybrid Sleep Mode Entry Timing Diagram



Hybrid Sleep Mode Exit is initiated by a low pulsed CS# of tCSHS. Afterwards, CS# should be held HIGH of tEXTHS until the first operation begins.

Figure 6.7 Hybrid Sleep Mode Exit Timing Diagram




Table 6.10 Hybrid Sleep Mode Timing Parameter

Parameter	Symbol	Min	Max	Units
Minimum Hybrid Sleep Mode duration	tHS	150	-	us
CS# LOW pulse width to exit from Hybrid Sleep Mode	tCSHS	60	-	ns
CS# LOW then High to device ready time	tEXTHS	70	-	us

7. ELECTRICAL CHARACTERISTICS

7.1 ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

Storage Temperature	-65°C to +150°C
Voltage with Respect to Ground on All Pins	-0.5V to V _{CC} / V _{CCQ} + 0.5V
All Output Voltage with Respect to Ground	-0.5V to V _{CC} + 0.5V
Voltage on V _{CC} supply relative to Ground	-0.5V to V _{CC} + 0.5V
Voltage on V _{CCQ} supply relative to Ground	-0.5V to V _{CCQ} + 0.5V
Electrostatic Discharge Voltage (Human Body Model, ANSI/ESDA/JEDEC JS-001)	-2000V to +2000V

Notes:

1. Applied conditions greater than those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

7.2 OPERATING RANGE

Operating Temperature	Industrial Grade	-40°C to 85°C
	Automotive Grade A1	-40°C to 85°C
	Automotive Grade A2	-40°C to 105°C
V _{CC} Power Supply	IS66/67WVO64M8EALL	1.70V (V _{MIN}) –1.95V (V _{MAX}); 1.8V (Typ)
	IS66/67WVO64M8EBLL	2.7V (V _{MIN}) –3.6V (V _{MAX}); 3.0V (Typ)

7.3 DC CHARACTERISTICS

Parameter	Description	Test Conditions		Value			Unit
				Min	Typ ⁽¹⁾	Max	
ILI1	Input Leakage Current 3.0 V Device Reset Signal High Only	VIN = VSS to VCC, VCC = VCC max		-	-	+/-20	μA
ILI2	Input Leakage Current 1.8 V Device Reset Signal High Only	VIN = VSS to VCC, VCC = VCC max		-	-	+/-10	
ILI3	Input Leakage Current 3.0 V Device Reset Signal Low Only ⁽²⁾	VIN = VSS to VCC, VCC = VCC max		-	-	40	
ILI4	Input Leakage Current 1.8 V Device Reset Signal Low Only ⁽²⁾	VIN = VSS to VCC, VCC = VCC max		-	-	40	
ICC1	VCC Active Read Current	CS# = VSS, @250 MHz, VCC = 1.95V		-	35	40	mA
		CS# = VSS, @200 MHz, VCC = 3.6V		-	30	35	
ICC2	VCC Active Write Current	CS# = VSS, @250 MHz, VCC = 1.95V		-	35	40	
		CS# = VSS, @200 MHz, VCC = 3.6V		-	30	35	
ICC4I	VCC Standby Current (−40 °C to +85 °C)	CS# = VCC, VCC = VCC max	Full array	-	-	1500	μA
			Top/Bot 1/2 array	-	-	1200	
			Top/Bot 1/4 array	-	-	1000	
			Top/Bot 1/8 array	-	-	800	
ICC4IP	VCC Standby Current (−40 °C to +105 °C)		Full array	-	-	1800	
			Top/Bot 1/2 array	-	-	1600	
			Top/Bot 1/4 array	-	-	1400	
			Top/Bot 1/8 array	-	-	1200	
ICC5	Reset Current	CS# = VIH, RESET# = VIL, VCC = VCC max		-	1	2	mA
ICC6	Active Clock Stop Current (−40 °C to +85 °C)	CS# = VIL, RESET# = VIH, VCC = VCC max		-	-	20	
	Active Clock Stop Current (−40 °C to +105 °C)	CS# = VIL, RESET# = VIH, VCC = VCC max		-		25	
ICC7	VCC Current during power up	CS# = VCC, VCC = VCC max, VCC = VCCQ = 1.95V or 3.6 ⁽¹⁾		-	-	80	
IDPD	Deep Power Down Current (−40 °C to +85 °C)	CS# = VCC, VCC = VCC max		-	30	50	μA
	Deep Power Down Current (−40 °C to +105 °C)			-		80	

Parameter	Description	Test Conditions		Value			Unit
				Min	Typ ⁽¹⁾	Max	
IHS ⁽¹⁾	HS Sleep Current (−40 °C to +85 °C)	CS# = V _{CC} , V _{CC} = V _{CC} max	Full array	-	330	1000	μA
			Top/Bot 1/2 array	-	220	800	
			Top/Bot 1/4 array	-	150	700	
			Top/Bot 1/8 array	-	115	600	
	HS Sleep Current (−40 °C to +105 °C)		Full array	-	330	1200	
			Top/Bot 1/2 array	-	220	1000	
			Top/Bot 1/4 array	-	150	800	
			Top/Bot 1/8 array	-	115	700	
V _{IL} ⁽⁴⁾	Input Low Voltage	-	− 0.5	-	0.30 x V _{CC}	V	
V _{IH} ⁽³⁾	Input High Voltage	-	0.70 x V _{CC}	-	V _{CC} + 0.3	V	
V _{OL}	Output Low Voltage	I _{OL} = 100 μA for DQ [7:0]	-	-	0.15 x V _{CC}	V	
V _{OH}	Output High Voltage	I _{OH} = 100 μA for DQ [7:0]	0.85 x V _{CC}	-	–	V	


Notes:

1. Not 100% tested.
2. RESET# low initiates exit from DPD state or hybrid sleep state and initiates the draw of I_{CC5} reset current, making I_{L1} during Reset# Low insignificant.
3. Input signals may overshoot to V_{CCQ}+1.0V for 1.8V device (V_{CCQ}+2.0V for 3V device) for periods less than 2ns during transitions.
4. Input signals may undershoot to V_{SSQ} -1.0V for 1.8V device (V_{CCQ}-2.0V for 3V device) for periods less than 2ns during transitions.

7.4 AC MEASUREMENT CONDITIONS

Symbol	Parameter	Min	Max	Units
CL	Output Load Capacitance		20	pF
TR,TF	Input Rise and Fall Times	2		V/ns
VIN	Input Pulse Voltages	0V to V _{CCQ}		V
VREFI	Input Timing Reference Voltages	V _{CCQ} /2		V
VREFO	Output Timing Reference Voltages	V _{CCQ} /2		V

Figure 7.1 Test Setup



7.5 PIN CAPACITANCE (TA = 25°C, VCC=1.8V/ 3V, 1MHZ)

Symbol	Parameter	Test Condition	Min	Typ	Max	Units
C _{IN}	Input Capacitance (CS#, SCLK)	V _{IN} = 0V	3	-	4.5	pF
C _{IN/OUT}	Input/Output Capacitance (SIO, DQSM)	V _{IN/OUT} = 0V	3	-	4.0	pF

Note:

1. These parameters are characterized and not 100% tested.

7.6 AC CHARACTERISTICS

7.6.1 Read Timing Parameters (1.8V)

Symbol	Parameter	250MHz		200MHz		Unit
		Min.	Max.	Min.	Max.	
LC	Latency Count (No Refresh Collision)	7	-	7	-	tCK
tRWR	Read-Write Recovery Time	35	-	35	-	ns
tCK	Clock (CLK) Period	4	-	4	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCK
tCL	Clock Low level width	0.45	-	0.45	-	tCK
tHP	Clock half period	Min(tCH,tCL)	-	Min(tCH,tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	5	-	5	ns
tAC	Clock transition to DQ valid	1	5	1	5	ns
tDQSCK	Clock transition to DQSM valid	1	5	1	5	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	4	-	4	-	ns
tCSH	CS# Hold After CLK Falling Edge	0	-	0	-	ns
tIS	Input Setup	0.5	-	0.5	-	ns
tIH	Input Hold	0.5	-	0.5	-	ns
tDQSQ	DQSM-DQ Skew	-	0.4	-	0.4	ns
tQHS	Data Hold Skew factor	-	0.8	-	0.8	ns
tQH	DQ hold time from DQSM	tHP-tQHS	-	tHP-tQHS	-	ns
tLZ	Clock to DQ Low-Z	0	-	0	-	ns
tHZ	CS# Inactive to DQSM and DQ High-Z	-	5	-	6	ns
tCSM	Chip Select Maximum Low Time	-40 °C to +85 °C	-	-	4.0	us
		-40 °C to +105 °C	-	-	1.0	us

7.6.2 Read Timing Parameters (3.0V)

Symbol	Parameter	200MHz		166MHz		Unit
		Min.	Max.	Min.	Max.	
LC	Latency Count (No Refresh Collision)	6	-	6	-	tCK
tRWR	Read-Write Recovery Time	35	-	36	-	ns
tCK	Clock (CLK) Period	5	-	6	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCK
tCL	Clock Low level width	0.45	-	0.45	-	tCK
tHP	Clock half period	Min(tCH,tCL)	-	Min(tCH,tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	6.5	-	12	ns
tAC	Clock transition to DQ valid	1	6.5	1	7	ns
tDQSC	Clock transition to DQSM valid	0.5	6.5	0.5	7	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	4	-	3	-	ns
tCSH	CS# Hold After CLK Falling Edge	0	-	0	-	ns
tIS	Input Setup	0.5	-	0.6	-	ns
tIH	Input Hold	0.5	-	0.6	-	ns
tDQSQ	DQSM-DQ Skew	-	0.4	-	0.4	ns
tQHS	Data Hold Skew factor	-	0.8	-	0.8	ns
tQH	DQ hold time from DQSM	tHP-tQHS	-	tHP-tQHS	-	ns
tLZ	Clock to DQ Low-Z	0	-	0	-	ns
tHZ	CS# Inactive to DQSM and DQ High-Z	-	6.5	-	7	ns
tCSM	Chip Select Maximum Low Time	-40 °C to +85 °C	-	-	4.0	us
		-40 °C to +105 °C	-	-	1.0	us

7.6.3 WRITE Timing Parameters (1.8V)


Symbol	Parameter	250MHz		200MHz		Unit
		Min.	Max.	Min.	Max.	
LC	Latency Count (No Refresh Collision)	7	-	7	-	tCK
tRWR	Read-Write Recovery Time	35	-	35	-	ns
tCK	Clock (CLK) Period	4	-	5	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCK
tCL	Clock Low level width	0.45	-	0.45	-	tCK
tHP	Clock half period	Min(tCH, tCL)	-	Min(tCH, tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	5	-	5	ns
tDQSCK	Clock transition to DQSM valid	1	5	1	5	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	4	-	4	-	ns
tCSH	CS# Hold After CLK Falling Edge	0	-	0	-	ns
tIS	Input Setup	0.5	-	0.5	-	ns
tIH	Input Hold	0.5	-	0.5	-	ns
tDMV	Data Mask Valid (DQSM setup to end of initial latency)	0	-	0	-	ns
tCSM	Chip Select Maximum Low Time	-40 °C to +85 °C	-	4.0	-	us
		-40 °C to +105 °C	-	1.0	-	us

7.6.4 WRITE Timing Parameters (3.0V)

Symbol	Parameter	200MHz		166MHz		Unit
		Min.	Max.	Min.	Max.	
LC	Latency Count (No Refresh Collision)	7	-	6	-	tCK
tRWR	Read-Write Recovery Time	35	-	36	-	ns
tCK	Clock (CLK) Period	5	-	6	-	ns
tCH	Clock High level width	0.45	-	0.45	-	tCK
tCL	Clock Low level width	0.45	-	0.45	-	tCK
tHP	Clock half period	Min(tCH, tCL)	-	Min(tCH, tCL)	-	ns
tDQSV	CS# Active to DQSM valid	-	12	-	12	ns
tDQSCK	Clock transition to DQSM valid	1	6.5	1	7	ns
tCSP	CS# High Between READ/WRITE	6	-	6	-	ns
tCSS	CS# Setup to next CLK Rising Edge	4	-	4	-	ns
tCSH	CS# Hold After CLK Falling Edge	0	-	0	-	ns
tIS	Input Setup	0.5	-	0.6	-	ns
tIH	Input Hold	0.5	-	0.6	-	ns
tDMV	Data Mask Valid (DQSM setup to end of initial latency)	0	-	0	-	ns
tCSM	Chip Select Maximum Low Time	-40 °C to +85 °C	-	4.0	-	us
		-40 °C to +105 °C	-	1.0	-	us

8. PACKAGE TYPE INFORMATION

8.1 24-BALL THIN PROFILE FINE PITCH BGA 6X8MM 5X5 BALL ARRAY (B)



9. ORDERING INFORMATION – Valid Part Numbers

IS66 WVO 64M8 E ALL - 250 B L I

TEMPERATURE RANGE

I = Extended (-40°C to +85°C)
A1 = Automotive Grade (-40°C to +85°C)
A2 = Automotive Grade (-40°C to +105°C)

PACKAGING CONTENT

L = Green Package (RoHS Compliant, Halogen-Free) and TSCA Compliant

PACKAGE Type

B = 24-ball TFBGA 6x8mm 5x5 ball array
W = KGD (Call Factory)

Maximum Frequency

250 = 250MHz
200 = 200MHz
166 = 166MHz

VCC

ALL = 1.8V
BLL = 3.0V

Die Revision

E = die rev E

Density/Org.

64M8 = 64Mbx8=512Mb

PSRAM Product Type.

WVO = OctalRAM

BASE PART NUMBER

IS = Integrated Silicon Solution Inc.
66 = PSRAM
67 = PSRAM for Automotive

Industrial Temperature Range (-40°C to +85°C)

Config.	Voltage	Max. Frequency (MHz)	Order Part Number	Package
64Mbx8	1.8V	250	IS66WVO64M8EALL-250BLI	24-ball TFBGA 6x8mm 5x5 ball array
		200	IS66WVO64M8EALL-200BLI	24-ball TFBGA 6x8mm 5x5 ball array
	3.0V	200	IS66WVO64M8EBLL-200BLI	24-ball TFBGA 6x8mm 5x5 ball array
		166	IS66WVO64M8EBLL-166BLI	24-ball TFBGA 6x8mm 5x5 ball array

Automotive A1 Temperature Range (-40°C to +85°C)

Config.	Voltage	Max. Frequency (MHz)	Order Part Number	Package
64Mbx8	1.8V	250	IS67WVO64M8EALL-250BLA1	24-ball TFBGA 6x8mm 5x5 ball array
		200	IS67WVO64M8EALL-200BLA1	24-ball TFBGA 6x8mm 5x5 ball array
	3.0V	200	IS67WVO64M8EBLL-200BLA1	24-ball TFBGA 6x8mm 5x5 ball array
		166	IS67WVO64M8EBLL-166BLA1	24-ball TFBGA 6x8mm 5x5 ball array

Automotive A2 Temperature Range (-40°C to +105°C)

Config.	Voltage	Max. Frequency (MHz)	Order Part Number	Package
64Mbx8	1.8V	250	IS67WVO64M8EALL-250BLA2	24-ball TFBGA 6x8mm 5x5 ball array
		200	IS67WVO64M8EALL-200BLA2	24-ball TFBGA 6x8mm 5x5 ball array
	3.0V	200	IS67WVO64M8EBLL-200BLA2	24-ball TFBGA 6x8mm 5x5 ball array
		166	IS67WVO64M8EBLL-166BLA2	24-ball TFBGA 6x8mm 5x5 ball array